

This application note illustrates the different functions of the Programmable Counter Array (PCA) which are available on the 83C51FA and 83C51FB. Included are cookbook samples of code in typical applications to simplify the use of the PCA. Since all the examples are written in assembly language, it is assumed the reader is familiar with ASM51. For further information on these products or ASM51 refer to the Embedded Controller Handbook (Vol. 1).

PCA OVERVIEW

The major new feature on the 83C51FA and 83C51FB is the Programmable Counter Array. The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Figure 1 shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port 1 pin. If the module is not using the port pin, the pin can still be used for standard I/O.

83C51FA/FB PCA Cookbook

BETSY JONES
ECO APPLICATIONS ENGINEER

July 1988

Each of the five modules can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer
- High Speed Output
- Watchdog Timer (Module 4 only)
- Pulse Width Modulator

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.

PCA TIMER/COUNTER

The timer/counter for the PCA is a free-running 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values). It is the only timer which can service the PCA. The clock input can be selected from the following four modes:

- oscillator frequency $\div 12$ (Mode 0)
- oscillator frequency $\div 4$ (Mode 1)
- Timer 0 overflows (Mode 2)
- external input on P1.2 (Mode 3)




Figure 1. PCA Timer/Counter and Compare/Capture Modules

The table below summarizes the various clock inputs for each mode at two common frequencies. In Mode 0, the clock input is simply a machine cycle count, whereas in Mode 1 the input is clocked three times faster. In Mode 2, timer overflows are counted allowing for a range of slower inputs to the timer. And finally, if the input is external the PCA timer counts 1-to-0 transitions with the maximum clock frequency equal to $\frac{1}{4}$ x oscillator frequency.

Table 1. PCA Timer/Counter Inputs

PCA Timer/Counter Mode	Clock Increments	
	12 MHz	16 MHz
Mode 0: fosc / 12	1 μ sec	0.75 μ sec
Mode 1: fosc / 4	330 nsec	250 nsec
Mode 2*: Timer 0 Overflows		
Timer 0 programmed in:		
8-bit mode	256 μ sec	192 μ sec
16-bit mode	65 msec	49 msec
8-bit auto-reload	1 to 255 μ sec	0.75 to 191 μ sec
Mode 3: External Input MAX	0.66 μ sec	0.50 μ sec

*In Mode 2, the overflow interrupt for Timer 0 does not need to be enabled.

Special Function Register CMOD contains the Count Pulse Select bits (CPS1 and CPS0) to specify the PCA timer input. This register also contains the ECF bit which enables an interrupt when the counter overflows. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption by an additional 30%.

CMOD: Counter Mode Register

CIDL	WDTE	—	—	—	CPS1	CPS0	ECF
Address = 0D9H							
Not Bit Addressable							
Reset Value = 00XX X000B							

NOTE:

The user should write 0s to unimplemented bits. These bits may be used in future MCS-51 products to invoke new features, and in that case the inactive value of the new bit will be 0. When read, these bits must be treated as don't-cares.

Table 2 lists the values for CMOD in the four possible timer modes with and without the overflow interrupt enabled. This list assumes that the PCA will be left running during Idle Mode.

Table 2. CMOD Values

PCA Count Pulse Selected	CMOD value	
	without interrupt enabled	with interrupt enabled
Internal clock, Fosc/12	00 H	01 H
Internal clock, Fosc/4	02 H	03 H
Timer 0 overflow	04H	05 H
External clock at P1.2	06 H	07 H

The CCON register shown below contains the Counter Run bit (CR) which turns the timer on or off. When the PCA timer overflows, the Counter Overflow bit (CF) gets set. CCON also contains the five event flags for the PCA modules. The purpose of these flags will be discussed in the next section.

CCON: Counter Control Register

CF	CR	—	CCF4	CCF3	CCF2	CCF1	CCF0
Address = 0DBH							
Bit Addressable							
Reset Value = 00X0 0000B							

The PCA timer registers (CH and CL) can be read and written to at any time. However, to read the full 16-bit timer value simultaneously requires using one of the PCA modules in the capture mode and logging a port pin in software. More information on reading the PCA timer is provided in the section on the Capture Mode.

COMPARE/CAPTURE MODULES

Each of the five compare/capture modules has a mode register called CCAPMn (n = 0,1,2,3,or 4) to select which function it will perform. Note the EOCFn bit which enables an interrupt to occur when a module's event flag is set.

CCAPMn: Compare/Capture Mode Register

—	ECOMn	CAPPn	CAPn	MATn	TOGn	PWMn	EOCFn
Address = 0DAH (n=0)							
0DBH (n=1)							
0DCH (n=2)							
0DDH (n=3)							
0DEH (n=4)							
Reset Value = X000 0000B							

Table 3 lists the CCAPMn values for each different mode with and without the PCA interrupt enabled; that is, the interrupt is optional for all modes. However, some of the PCA modes require software servicing. For example, the Capture modes need an interrupt so that back-to-back events can be recognized. Also, in most applications the purpose of the Software Timer mode is to generate interrupts in software so it would be useless not to have the interrupt enabled. The PWM mode, on the other hand, does not require CPU intervention so the interrupt is normally not enabled.

Table 3. Compare/Capture Mode Values

Module Function	CCAPMn Value	
	without interrupt enabled	with interrupt enabled
Capture Positive only	20H	21 H
Capture Negative only	10H	11 H
Capture Pos. or Neg.	30H	31 H
Software Timer	48H	49 H
High Speed Output	4CH	4D H
Watchdog Timer	48 or 4C H	—
Pulse Width Modulator	42 H	43H

It should be mentioned that a particular module can change modes within the program. For example, a module might be used to sample incoming data. Initially it could be set up to capture a falling edge transition. Then the same module can be reconfigured as a software timer to interrupt the CPU at regular intervals and sample the pin.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. Random access times are based on the free-running PCA timer (CH and CL). For the PWM mode, the high byte register CCAPnH controls the duty cycle of the waveform.

When an event occurs, a flag in CCON is set for the appropriate module. This register is bit addressable so that event flags can be checked individually.

CCON: Counter Control Register

CF	GR	—	CCF4	CCF3	CCF2	CCF1	CCF0
Address = 0D9H							
Bit Addressable							
Reset Value = 0000 0000B							

These five event flags plus the PCA timer overflow flag share an interrupt vector as shown below. These flags are not cleared when the hardware vectors to the PCA interrupt address (0033H) so that the user can determine which event caused the interrupt. This also allows the user to define the priority of servicing each module.



270609-2

Figure 2. PCA Interrupt

An additional bit was added to the Interrupt Enable (IE) register for the PCA interrupt. Similarly, a high priority bit was added to the Interrupt Priority (IP) register.

IE: Interrupt Enable Register

EA	EC	ET2	ES	ET1	EX1	ET0	EX0
Address = 0A8H							
Bit Addressable							
Reset Value = 0000 0000B							

IP: Interrupt Priority Register

—	PPC	PT2	PT1	PT0	PX1	PT0	PX0
Address = 0B8H							
Bit Addressable							
Reset Value = X000 0000B							

Remember, each of the six possible sources for the PCA interrupt must be individually enabled as well—in the CCAPnM register for the modules and in the CCON register for the timer.

CAPTURE MODE

Both positive and negative transitions can trigger a capture with the PCA. This allows the PCA flexibility to measure periods, pulse widths, duty cycles, and phase differences on up to five separate inputs. This section gives examples of all these different applications.

Figure 3 shows how the PCA handles a capture event. Using Module 0 for this example, the signal is input to P1.3. When a transition is detected on that pin, the 16-bit value of the PCA timer (CH and CL) is loaded into the capture registers (CCAP0H, CCAP0L). Module 0's event flag is set and an interrupt is flagged. The interrupt will then be generated if it has been properly enabled.

In the interrupt service routine, the 16-bit capture value must be saved in RAM before the next event capture occurs; a subtraction routine will write over the first capture value. Also, since the hardware does not clear the event flag, it must be cleared in software.

The time it takes to service this interrupt routine determines the resolution of back-to-back events with the same PCA module. To store two 8-bit registers and clear the event flag takes at least 9 machine cycles. That includes the call to the interrupt routine. At 12 MHz, this routine would take less than 10 microseconds. However, depending on the frequency and interrupt latency, the resolution will vary with each application.

Measuring Pulse Widths

To measure the pulse width of a signal, the PCA module must capture both rising and falling edges (see Figure 4). The module can be programmed to capture either edge if it is known which edge will occur first. However, if this is not known, the user can select which edge will trigger the first capture by choosing the proper mode for the module.

Listing 1 shows an example of measuring pulse widths. (It's assumed the incoming signal matches the one in Figure 4.) In the interrupt routine the first set of capture values are stored in RAM. After the second capture, a subtraction routine calculates the pulse width in units of PCA timer ticks. Note that the subtraction routine does not have to be completed in the interrupt service routine. Also, this example assumes that the two capture events will occur within 216 counts of the PCA timer, i.e., rollovers of the PCA timer are not counted.




Figure 4. Measuring Pulse Width




Figure 3. PCA Capture Mode (Module 0)

270609-3

Listing 1. Measuring Pulse Widths

```

; RAM locations to store capture values
CAPTURE DATA 30H
PULSE_WIDTH DATA 32H
FLAG BIT 20H.0

;
ORG 0000H
JMP PCA_INIT
ORG 0003H
JMP PCA_INTERRUPT
PCA_INIT:
; Initialize PCA timer
; Input to timer = 1/12 X Fosc
MOV CH, #00H
MOV CL, #00H

; Initialize Module 0 in capture mode
; Capture positive edge first
; for measuring pulse width
MOV CCAPMO, #21H

;
; SETB EC
; SETB RA
; SETB CA
; CLR FLAG
;
; .....
; Main program goes here
; .....

This example assumes Module 0 is the only PCA module
being used. If other modules are used, software must
check which module's event caused the interrupt.

PCA_INTERRUPT:
CLR CFO
JB FLAG, SECOND_CAPTURE
; Clear Module 0's event flag
; Check if this is the first
; capture or second

FIRST_CAPTURE:
MOV CAPTURE, CCAPOL
MOV CAPTURE+1, CCAPOH
MOV CCAPMO, #11H

SETB FLAG
RETI

SECOND_CAPTURE:
PUSH ACC
PUSH PSW
MOV C, CCAPOL
SUBB A, CAPTURE
MOV PULSE_WIDTH, A
MOV A, CCAPOH
SUBB A, CAPTURE+1
MOV PULSE_WIDTH+1, A
;
MOV CCAPMO, #21H
CLR FLAG
POP PSW
POP ACC
RETI

```

Measuring Periods

Measuring the period of a signal with the PCA is similar to measuring the pulse width. The only difference will be the trigger source for the capture mode. In Figure 5, rising edges are captured to calculate the period. The code is identical to Listing 1 except that the capture mode should not be changed in the interrupt routine. The result of the subtraction will be the period.




Figure 5. Measuring Period

Measuring Frequencies

Measuring a frequency with the PCA capture mode involves calculating a sample time for a known number of samples. In Figure 6, the time between the first capture and the "Nth" capture equals the sample time T. Listing 2 shows the code for N = 10 samples. It's assumed that the sample time is less than 216 counts of the PCA timer.




Figure 6. Measuring Frequency

Listing 2. Measuring Frequencies

```

; RAM locations to store capture values
CAPTR0 DATA 30H
PERIOD DATA 32H
SAMPLE_COUNT DATA 34H
FLAG BIT 20H.0

;
ORG 0000H
JMP PCA_INIT
ORG 003BH
JMP PCA_INTERRUPT

PCA_INIT:
; Initialization of PCA timer, Module 0, and interrupt is the
; same as in Listing 1. Also need to initialize the sample
; count.
MOV SAMPLE_COUNT, #10D ; N = 10 for this example
;
; Main program goes here
;
; This code assumes only Module 0 is being used.
PCA_INTERRUPT:
CLR CCF0 ; Clear module 0's event flag
JB FLAG, NEXT_CAPTURE

FIRST_CAPTURE:
MOV CAPTURE, CCAP0L
MOV CAPTURE+1, CCAP0H
SETB FLAG ; Signify first capture complete
RETI

NEXT_CAPTURE:
DJNZ SAMPLE_COUNT, EXIT
PUSH ACC
PUSH PSW
CLR C ; 16-bit subtraction
SUBB A, CCAP0L
SUBB A, CAPTURE
MOV PERIOD, A
MOV CAPTR0, A
MOV CAPTR0+1, CCAP0H
SUBB A, CAPTURE+1
MOV PERIOD+1, A
;
MOV SAMPLE_COUNT, #10D ; Reload for next period
CLR FLAG
POP PSW
POP ACC
EXIT:
RETI

```

The user may instead want to measure frequency by counting pulses for a known sample time. In this case, one module is programmed in the capture mode to count edges (either rising or falling), and a second module is programmed as a software timer to mark the sample time. An example of a software timer is given later. For information on resolution in measuring frequencies, refer to Article Reprint AR-517, "Using the 8051 Microcontroller with Resonant Transducers," in the Embedded Controller Handbook.

Measuring Duty Cycles

To measure the duty cycle of an incoming signal, both rising and falling edges need to be captured. Then the duty cycle must be calculated based on three capture values as seen in Figure 7. The same initialization routine is used from the previous example. Only the PCA interrupt service routine is given in Listing 3.




Figure 7. Measuring Duty Cycle

Listing 3. Measuring Duty Cycle

```

; RAM locations to store capture values
CAPTR0 DATA 30H
PULSE_WIDTH DATA 32H
PERIOD DATA 34H
FLAG_1 BIT 20H.0
FLAG_2 BIT 20H.1

;
ORG 0000H
JMP PCA_INIT
ORG 003BH
JMP PCA_INTERRUPT

PCA_INIT:
; Initialization for PCA timer, module, and interrupt the same
; as in Listing 1. Capture positive edge first, then either
; edge.
;
; Main program goes here
;
; This code assumes only Module 0 is being used.
PCA_INTERRUPT:
CLR CCF0 ; Clear Module 0's event flag
JB FLAG_1, SECOND_CAPTURE

FIRST_CAPTURE:
MOV CAPTURE, CCAP0L
MOV CAPTURE+1, CCAP0H
SETB FLAG_1 ; Signify first capture complete
MOV CCAPW0, #31H ; Capture either edge now
RETI

SECOND_CAPTURE:

```

Listing 3. Measuring Duty Cycle (Continued)

```

; SECOND_CAPTURE:
PUSH ACC
PUSH PSW
JB FLAG_2, THIRD_CAPTURE
; Calculate pulse width
; 18-bit subtract
CLR C
MOV A, CCAPOL
SUBB A, CAPTURE
MOV PULSE_WIDTH, A
MOV A, CCAPOH
SUBB A, CAPTURE+1
MOV PULSE_WIDTH+1, A
SETB FLAG_2
POP PSW
POP ACC
RETI

; THIRD_CAPTURE:
CLR C
MOV A, CCAPOL
SUBB A, CAPTURE
MOV PERIOD, A
MOV A, CCAPOH
SUBB A, CAPTURE+1
MOV PERIOD+1, A
MOV CCAPMO, #21H
CLR FLAG_1
POP PSW
POP ACC
RETI

```

After the third capture, a 16-bit by 16-bit divide routine needs to be executed. This routine is located in Appendix B. Due to its length, it's up to the user whether the divide routine should be included in the interrupt routine or be called as a subroutine from the main program.

Measuring Phase Differences

Because the PCA modules share the same time base, the PCA is useful for measuring the phase difference




Figure 6. Measuring Phase Differences

Listing 4. Measuring Phase Differences

```

; RAM locations to store capture values
CAPTURE_0 DATA 30H
CAPTURE_1 DATA 32H
PHASE DATA 34H
FLAG_0 BIT 20H.0
FLAG_1 BIT 20H.1

;
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT

PCA_INIT:
; Same initialization for PCA timer, and interrupt as
; in Listing 1. Initialize two PCA modules as follows:
MOV CCAPMO, #21H ; Module 0 capture rising edges
MOV CCAPML, #21H ; Module 1 same
;
; Main program goes here
;
; This code assumes only Modules 0 and 1 are being used.
PCA_INTERRUPT:
JB CCFO, MODULE_0 ; Determine which module's
; event caused the interrupt
JB CCFL, MODULE_1
;
MODULE_0:
CLR CCFO ; Clear Module 0's event flag
MOV CAPTURE_0, CCAPOL ; Save 18-bit capture value
MOV CAPTURE_0+1, CCAPOH
JB FLAG_1, CALCULATE_PHASE ; If capture complete on
; Module 1, go to calculation
SETB FLAG_0 ; Signify capture on Module 0
RETI

```

Listing 4. Measuring Phase Differences (Continued)

```

MODULE 1:
CLR CCF_1
MOV CAPTURE_1, CCAP1H
JB FLAG_0, CALCULATE_PHASE
SETB FLAG_1
RETI
;
; CALCULATE_PHASE:
; PUSH ACC
; PUSH PSW
; CLR C
;
; JB FLAG_0, MOD0_LEADING
; JB FLAG_1, MOD1_LEADING
;
; MOD0_LEADING:
; MOV A, CAPTURE_1
; SUBB A, CAPTURE_0
; MOV PHASE_1, A
; MOV A, CAPTURE_1+1
; SUBB A, CAPTURE_0+1
; MOV PHASE+1, A
; CLR FLAG_0
; JMP EXIT
;
; MOD1_LEADING:
; MOV A, CAPTURE_0
; SUBB A, CAPTURE_1
; MOV PHASE_1, A
; MOV A, CAPTURE_0+1
; SUBB A, CAPTURE_1+1
; MOV PHASE+1, A
; CLR FLAG_1
; EXIT:
; POP PSW
; POP ACC
; RETI

```

Reading the PCA Timer

Some applications may require that the PCA timer be read instantaneously as a real-time event. Since the timer consists of two 8-bit registers (CH, CL), it would normally take two MOV instructions to read the whole timer. An invalid read could occur if the registers rolled over in the middle of the two MOVs.

However, with the capture mode a 16-bit timer value can be loaded into the capture registers by toggling a port pin. For example, configure Module 0 to capture falling edges and initialize P1.3 to be high. Then when the user wants to read the PCA timer, clear P1.3 and the full 16-bit timer value will be saved in the capture registers. It's still optional whether the user wants to generate an interrupt with the capture.

COMPARE MODE

In this mode, the 16-bit value of the PCA timer is compared with a 16-bit value pre-loaded in the module's compare registers. The comparison occurs three times per machine cycle in order to recognize the fastest possible clock input, i.e. $1/4 \times$ oscillator frequency. When there is a match, one of three events can happen:

- (1) an interrupt — Software Timer mode
- (2) toggle of a port pin — High Speed Output mode
- (3) a reset — Watchdog Timer mode.

Examples of each compare mode will follow.




Figure 9. Software Timer Mode (Module 0)

Listing 5. Software Timer

```

: Generate an interrupt in software every 20 msec
:
: Frequency = 12 MHz
: PCA clock input = 1/12 x Fosc -> 1 msec
:
: Calculate reload value for compare registers:
: 20 msec
: ----- = 20,000 counts
: 1 msec/count
:
ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT
:
PCA_INIT:
: Initialize PCA timer same as in Listing 1
: MOV CCAPM0, #49H : Module 0 in Software Timer mode
: MOV CCAPOL, #LOW(20000) : Write to low byte first
: MOV CCAPOH, #HIGH(20000)
:
: SETB EC : Enable PCA interrupt
: SETB EA
: SETB CR : Turn on PCA timer
:
: Main program goes here
:
PCA_INTERRUPT:
: Clear Module 0's event flag
CLR CCF0
PUSH ACC
PUSH PSW
CLR EA
MOV A, #LOW(20000)
MOV A, CCAPOL
MOV CCAPOL, A
MOV CCAPOH, A
MOV A, #HIGH(20000)
ADD A, CCAPOH
MOV CCAPOH, A
SETB EA
:
: Continue with routine
:
POP PSW
POP ACC
RETI

```

HIGH SPEED OUTPUT

The High Speed Output (HSO) mode toggles a port pin when a match occurs between the PCA timer and the pre-loaded value in the compare registers (see Figure 10). The HSO mode is more accurate than toggling pins in software because the toggle occurs *before* branching to an interrupt, i.e. interrupt latency will not affect the accuracy of the output. In fact, the interrupt is optional. Only if the user wants to change the time for the next toggle is it necessary to update the compare registers. Otherwise, the next toggle will occur when the PCA timer rolls over and matches the last compare value. Examples of both are shown.




Figure 10. High Speed Output Mode (Module 0)

Without any CPU intervention, the fastest waveform the PCA can generate with the HSO mode is a 30.5 Hz signal at 16 MHz. Refer to Listing 6. By changing the PCA clock input, slower waveforms can also be generated.

Listing 6. High Speed Output (Without Interrupt)

```

: Maximum output with HSO mode without interrupts = 30.5 Hz signal
: Frequency = 16 MHz
: PCA clock input = 1/4 x Fosc -> 250 nsec
:
MOV CMOD, #02H
MOV CL, #00H
MOV CH, #00H
MOV CCAPM0, #4CH
MOV CCAPOL, #0FFH
MOV CCAPOH, #0FFH
:
: HSO mode without interrupt enabled
: Write to low byte first
: P1.3 will toggle every 2.6 counts
: or 16.4 msec
: Period = 30.5 Hz
: Turn on PCA timer
SETB CR

```


In this next example, the PCA interface is used to change the compare value for each toggle. This way a variable frequency output can be generated. Listing 7 shows an output of 1 KHz at 16 Mhz.

Listing 7. High Speed Output (With Interrupt)



```

ORG 0000H
JMP PCA_INIT
ORG 0033H
JMP PCA_INTERRUPT

; PCA_Init:
MOV CWD0, #02H
MOV CL, #00H
MOV CH, #00H
MOV CCAP0, #4DH
MOV CCAP0L, #LOW(1000)
MOV CCAP0H, #HIGH(1000)
CLR PL3

; SETB EC
; SETB EA
; SETB CR

; Enable PCA interrupt
; Turn on PCA timer


.....
Main program goes here
.....

; This code assumes only Module 0 is being used.
PCA_INTERRUPT:
CLR CCF0
PUSH ACC
PUSH PSW
CLR EA
MOV A, #LOW(2000)
ADD A, CCAP0L
MOV A, #HIGH(2000)
ADD A, CCAP0H
PUSH PSW
SETB EA
POP PSW
POP ACC
RET

```

Another option with the HSO mode is to generate a single pulse. Listing 8 shows the code for an output with a pulse width of 20 μsec . As in the previous example, the PCA interrupt will be used to change the time for the toggle. The next toggle will occur at time "1". After 80 counts of the PCA timer, 20 μsec will have expired, and the next toggle will occur. Then the HSO mode will be disabled.

Listing 8. High Speed Output (Single Pulse)



```

ORG 0000H
JMP FCA_INIT
ORG 003BH
JMP FCA_INTERRUPT

;-----
;
; FCA_INIT:
MOV CMOB, #02H
MOV CL, #00H
MOV CR, #00H
MOV CMOB, #40H
MOV CMOB, #LOW(1000)
MOV CMOB, #HIGH(1000)
CLR PL3
SETB EC
SETB EA
SETB CR
;-----
; Main program goes here
;-----
; This code assumes only Module 0 is being used.
FCA_INTERRUPT:
CLR CF70
JNB PL3, DONE
PUSH ACC
PUSH PSW
CLR RA
MOV A, #LOW(80)
MOV A, #HIGH(80)
MOV CMOB, #LOW(80)
MOV A, #HIGH(80)
ADDC A, CCAPOR
MOV CMOB, A
SETB EA
POP PSW
POP ACC
RETI
;-----
DONE:
MOV CMOB, #00H
RETI
; Disable HSD mode

```

WATCHDOG TIMER

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems which are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module which can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 11 shows a diagram of how the watchdog works. The user preloads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options: (1) periodically change the compare value so it will never match the PCA timer, (2) periodically change the PCA timer value so it will never match the compare value, or (3) disable the watchdog by clearing the WDTIE bit before a match occurs and then re-enable it.




Figure 11. Watchdog Timer Mode (Module 4)

Listing 9. Watchdog Timer:

```
INIT WATCHDOG:
MOV CCA4PH, #4CH
MOV CCA4PL, #0FFH
MOV CCA4H, #0FFH
; must be changed
; Set the WDTIE bit to enable the
; watchdog timer without changing
; the other bits in CMOD
.....
; Main program goes here, but CALL WATCHDOG periodically.
.....
WATCHDOG:
CLR EA
MOV CCA4PL, #00
MOV CCA4H, CH
SETB EA
RST
.....
; Hold off interrupts
; Next compare value is within
; 255 counts of the current PCA
; timer value
.....
```

PULSE WIDTH MODULATOR

The PCA can generate 8-bit PWMs by comparing the low byte of the PCA timer (CL) with the low byte of the compare registers (CCA4PL). When $CL < CCA4PL$, the output is low. When $CL \geq CCA4PL$, the output is high.

To control the duty cycle of the output, the user actually loads a value into the high byte CCA4PH (see Figure 12). Since a write to this register is asynchronous, a new value is not shifted into CCA4PL for comparison until

the next period of the output: that is, when CL rolls over from 255 to 00. This mechanism provides "glitch-free" writes to CCA4PH when the duty cycle of the output is changed.

CCA4PH can contain any integer from 0 to 255, but Figure 13 shows a few common duty cycles and the corresponding values for CCA4PH. Note that a 0% duty cycle can be obtained by writing to the port pin directly with the CLR bit instruction. To calculate the CCA4PH value for a given duty cycle, use the following equation:

$$CCA4PH = 256 (1 - \text{Duty Cycle})$$

where CCA4PH is an 8-bit integer and Duty Cycle is expressed as a fraction.




Figure 12. PWM Mode (Module 0)




Figure 13. CCAPnH Varies Duty Cycle

Table 4. PWM Frequencies.

PCA Timer Mode	PWM Frequency	
	12 MHz	16 MHz
1/12 Osc. Frequency	3.9 KHz	5.2 KHz
1/4 Osc. Frequency	11.8 KHz	15.6 KHz
Timer 0 Overflow:		
8-bit	15.5 Hz	20.3 Hz
16-bit	0.06 Hz	0.08 Hz
8-bit Auto-Reload	3.9 KHz to 15.3 Hz	5.2 KHz to 20.3 Hz
External Input (Max)	5.9 KHz	7.8 KHz

Listing 10. PWM

```

INIT-PWM:
MOV CMOD, #02H
MOV CL, #00H
MOV CH, #00H
MOV CCAFM0, #42H
MOV CCAPOL, #00H
MOV CCAPOH, #128D
;
; SETB CR
; Turn on PCA timer

```

CONCLUSION

This list of examples with the PCA is by no means exhaustive. However, the advantages of the PCA can easily be seen from the given applications. For example, the PCA can provide better resolution than Timers 0, 1 and 2 because the PCA clock rate can be three times faster. The PCA can also perform many tasks that these hardware timers can not, i.e. measure phase differences between signals or generate PWMs. In a sense, the PCA provides the user with five timer/counters in addition to Timers 0, 1 and 2 on the 8XC31FA/FB.

Appendix A includes test routines for all the software examples in this application note. The divide routine for calculating duty cycles is in Appendix B. Additionally, Appendix C is a table of the Special Function Registers for the 8XC31FA/FB with the new or modified registers boldfaced.

The frequency of the PWM output will depend on which of the four inputs is chosen for the PCA timer. The maximum frequency is 15.6 KHz at 16 MHz. Refer to Table 4 for a summary of the different PWM frequencies possible with the PCA.

Listing 10 shows how to initialize Module 0 for a PWM signal at 50% duty cycle. Notice that no PCA interrupt is needed to generate the PWM (i.e. no software overhead). To create a PWM output on the 8031 requires a hardware timer plus software overhead to toggle the port pin. The advantage of the PCA is obvious, not to mention it can support up to 5 PWM outputs with just one chip.

APPENDIX A TEST ROUTINES

270809-18

```

: Change module to now capture
: falling edges
: Slightly first capture complete

MOV CCAPM0, #11H
SETB FLAG
RET

:
:
: SECOND_CAPTURE:
: PUSH ACC
: POP PSW
: CLR C
: MOV A, CCAP0L
: SUBB A, CAPTURE
: MOV PSW, PSW + A
: MOV A, CCAP0H
: SUBB A, CAPTURE+1
: MOV PULSE_WIDTH+1, A

MOV CCAPM0, #21H
CLR FLAG
POP PSW
POP ACC
RET

```

END

2706C9-7

Listing 2. Meas_Init_Parameters

```

Format:
Symbols:
Include: mc322.sdi
Path:

```

Variables

```

CAPTURE      32H
PERIOD       32H
SAMPLE_COUNT 34H
FLAG         34H
BIT          20H.0

```

```

ORG 0000H
JMP PCA_INIT

```

```

ORG 0033H
JMP PCA_INTERRUPT

```

```

; Initialize PCA timer
PCA_INIT:  MOV CMOOD, #00H
           MOV CNT, #0
           MOV CL, #0

```

```

; Initialize Module 0 in capture mode

```

```

MOV CCAPM0, #21H

```

```

MOV CCAP0H, #00

```

```

MOV CCAP0L, #00

```

```

MOV SAMPLE_COUNT, #10D

```

```

; N = 10 for this example

```

```

SETB EC

```

```

SETB EA

```

```

; Enable PCA interrupt

```

```

; Turn PCA timer on

```

```

CLR FLAG

```

```

; Test flag

```

```

; Test program only

```

```

WAIT:

```

```

JMP $

```

```

JMP WAIT

```

```

; This code assumes only Module 0 is being used.

```

```

PCA_INTERRUPT:

```

```

CLR CCR0

```

```

JB FLAG, NEXT_CAPTURE

```

```

;

```

270609-20

```

FIRST_CAPTURE:
MOV CAPTURE, CCAP0L
MOV CAPTURE+1, CCAP0H
SETB FLAG
RETI
; Signify first capture complete

```

```

NEXT_CAPTURE:
DJNZ SAMPLE_COUNT, EXIT

```

```

PUSH ACC

```

```

PUSH PSW

```

```

RETI

```

```

; 16-bit subtraction

```

```

MOV A, CCAP0L

```

```

SUBB A, CAPTURE

```

```

MOV PERIOD, A

```

```

MOV A, CCAP0H

```

```

SUBB A, CAPTURE+1

```

```

MOV PERIOD+1, A

```

```

MOV SAMPLE_COUNT, #10D

```

```

; Module 0 is not used

```

```

CLR FLAG

```

```

POP PSW

```

```

POP ACC

```

```

RETI

```

```

EXIT:

```

```

END

```

270609-21

Listing 3: Measurement Data Cycle

```

; Symbols
; Include (reg252.pdf)
; End

; Variables
CAPTURE      DATA 30H
PULSE_WIDTH  DATA 32H
PERIOD       DATA 34H
FLAG_1       BIT 20H.0
FLAG_2       BIT 20H.1

ORG 0000H
JMP PCA_INIT

ORG 0030H
JMP PCA_INTERRUPT

PCA_INIT:
    Initialize PCA timer
    MOV CMO, 400H
    MOV CH, 400
    MOV CL, 400

    Initialize Module 0 in capture mode
    MOV CCAPM0, 421H
    MOV CCAPR0, 400
    MOV CCAPL0, 400

    CLR FLAG_1
    CLR FLAG_2

    SETB EC
    SETB EA
    SETB CR

    ; Clear last flags
    ; Enable PCA interrupt
    ; Turn PCA timer on

    ; Test program only
    WAIT:
        JMP $
        JNB WAIT

    ; Wait for PCA interrupt

    This code assumes Module 0 is the only PCA module being used.
PCA_INTERRUPT:
    CLR CCR0
    JNB FLAG_1, SECOND_CAPTURE

```

270606-22

```

FIRST_CAPTURE:
    MOV CAPTURE, CCAPL0
    MOV CAPTURE+1, CCAPR0
    Signify first capture complete
    Signify first edge now
    Captures either edge now
    RETI

SECOND_CAPTURE:
    PUSH PSW
    JNB FLAG_2, THIRD_CAPTURE
    CLR C, CCAPL0
    SUBB A, CAPTURE
    MOV PULSE_WIDTH, A
    MOV A, CCAPR0
    SUBB A, CAPTURE+1
    MOV PULSE_WIDTH+1, A
    SETB FLAG_2
    POP PSW
    POP ACC
    RETI

THIRD_CAPTURE:
    CLR C
    MOV A, CCAPL0
    SUBB A, CAPTURE
    MOV PERIOD, A
    MOV A, CCAPR0
    SUBB A, CAPTURE+1
    MOV PERIOD+1, A
    MOV CCAPM0, 421H
    CLR FLAG_1
    CLR FLAG_2
    POP PSW
    POP ACC
    RETI

    ; Optional: reconfigure module to
    ; capture opposite edges for
    ; next cycle

END

```

270606-20

Test program only

```

; Main program only
MAIN:
CALL TCG1
CALL DELAY2
JMP TCG2
JMP MAIN

TCG1:
CPL P1.6
CALL DELAY1
RET

TCG2:
CPL P1.5
CALL DELAY1
RET

DELAY1:
DINZ R0, $
RET

DELAY2:
DINZ R1, $
RET

; This code assumes only Modules 0 and 1 are being used.
PCA_INTERRUPT:
JB CCR0, MODULE_0
JB CCF1, MODULE_1

MODULE_0:
CLR CCF0
MOV CAPTURE_0, CCAPRL
MOV CAPTURE_0H, CCAPH
JB FLAG_0, CALCULATE_PHASE
SETB FLAG_0
RETI

MODULE_1:
CLR CCF1
MOV CAPTURE_1, CCAP1L
MOV CAPTURE_1H, CCAPH
JB FLAG_1, CALCULATE_PHASE
SETB FLAG_1
RETI

CALCULATE_PHASE:
PUSH ACC
PUSH PSW
CLR C
; This calculation does not have to
; be completed in the interrupt
; service routine

```


JB FLAG_1, MOD1_LEADING

```
MOD0_LEADING:
    MOV A, CAPTURE_1
    SUBB A, CAPTURE_0
    MOV PHASE_A
    MOV A, CAPTURE_1+1
    MOV PHASE_CAPTURE_0+1
    MOV PHASE_1+1, A
    CLR FLAG_0
    JMP EXIT
```

MOD1_LEADING:

```
MOV A, CAPTURE_0
SUBB A, CAPTURE_1
MOV PHASE_A
MOV A, CAPTURE_0+1
SUBB A, CAPTURE_1+1
MOV PHASE_1+1, A
CLR FLAG_1
```

EXIT:

```
POP PSW
POP ACC
RET
```

END

270606-26

Listing 5. Software Timer

```
$noerrors
$include tools
$noat
$include (reg252.pdf)
$list
    ; Software Timer mode which interrupts every 20 msec with Fosc / 12 Mhz

ORG 0000H
JMP PCA_INIT
ORG 003BH
JMP PCA_INTERRUPT
;-----
; Initialize PCA timer
PCA_INIT:
    MOV CMO0, 400H
    MOV CMO1, 400H
    MOV CL, 400
    MOV CCAPM0, 45H
    MOV PHASE_A, 400H(20000)
    MOV CCAPM1, 45H(20000)
    MOV CCAPM1, 45H(20000)
    SETB EC
    SETB EA
    SETB CR
    ; Input to PCA timer = 1/12 * Fosc
    ; Software Timer mode with interrupt
    ; Write to low byte first
    ; Enable PCA interrupt
    ; Turn PCA timer on

;-----
; Test program only
WAIT:
    JMP $
    JMP WAIT
;-----
; Wait for PCA interrupt
;-----
; This code assumes Module 0 is the only module being used. If
; other PCA module's are being used, software must check which
; module's event flag caused the interrupt.

PCA_INTERRUPT:
    CLR CCF0
    PUSH ACC
    PUSH PSW
    CLR EA
    MOV A, 400H(20000)
    ADD A, CCAPM0
    MOV CCAPM0, A
    MOV A, 400H(20000)
    MOV A, CCAPM1
    MOV CCAPM1, A
    SETB EA
    POP PSW
    POP ACC
    RETI
END
```

270606-27

Listing 6. High Speed Output (without interrupt)

[illegible]

30 mode without PCA interrupt Maximum frequency output = 30.5 Hz
at FOSC = 15 MHz.

HIDDEN DEEDS

```
initialize PCA timer.
```

```
LD A, 01H      MOV CMOD, #02H
                input to PCA timer = 1.4 x Fosc
```

```

MOV CL, #00
MOV CCAPL0_#00H
MOV CCAPL0_#0FFH
MOV CCAP0H_#0FFH
SETB CR

```

END

270609-28



Listing 7. High Speed Output (with Interrupts)

`$nomod$1`
`$nosymbols`
`$nolist`
`$include (reg252.pdf)`
`$list`

HSO mode with variable frequency. This example outputs a 1 kHz signal with Fosc = 16 MHz.

ORG 0000H
JMP PCA INLY

ORG 0033H
JMP PCA_INTERRUPT

```
PCA INIT:  MOV CMOOD, #02H
           Initialize PCA timer
           : Input to PCA timer = 1/4 x Fosc
```

```

MOV CH, 000
MOV CL, 000
MOV C5APND, #40H
MOV CCAPL, #LOW(1000)
MOV CCAPR, #HIGH(1000)

```

```
SETB EC
SETB EA
SETB CR
; Enable PCA Interrupt
; Turn PCA timer on
```

Test program only

```

WAIT:      JMP $
           ; Wait for PCA interrupt
           JMP WAIT

```

This code assumes Module 0 is the only module being used. If other PCA module's are being used, software must check which module's event flag caused the interrupt.

PCA INTERRUPT:

```

CLR CCR0
PUSH ACC
PUSH PSW
CLR EA
MOV A, BLOW(2000)
ADD A, CCA0PL
MOV CCA0PL, A

; Clear module 0's event flag

; Hold off interrupts
; 16-bit add
; 2000 counts later P1.3
; will toggle

```

END

2706509-30

Listing 8. High Speed Output (Single Pulse)

```

;
; $noerrors!
; $nosymbols
; $nolist
; $include ("sg252.pdf")
; $ifnoinc
;

; HSO mode generates a single pulse width of 20 usecs with Fosc = 16 MHz.

ORG 0000H
JMP PCA_INIT

ORG 0020H
JMP PCA_INTERRUPT

;-----
; Initialize PCA timer
PCA_INIT:
    MOV CMOOD, #00H
    MOV CMOD, #0
    MOV CL, #00

    MOV CCAPM0, #40H
    MOV CCAPL0, #LOW(100)
    MOV CCAPM1, #40H
    MOV CCAPL1, #HIGH(100)
    CLR P1.3

    SETB EC
    SETB EA
    SETB CR

;-----
; Test program only
;-----
WAIT:
    JMP $
    JMP WAIT

;-----
; Enable PCA Interrupt
; Turn PCA timer on
; Wait for PCA Interrupt
;-----
; This code assumes Module 0 is the only module being used. If
; other PCA module's are being used, software must check which
; module's event flag caused the interrupt.

PCA_INTERRUPT:
    CLR CCF0
    JNB P1.3, DONE

    PUSH ACC
    PUSH PSW
    CLR EA
    CLR EA
    MOV CCAPM0, #LOW(100)
    ADD A, CCAPL0
    MOV CCAPL1, A
    MOV A, #HIGH(50)
    ADDC A, CCAPM1
    MOV CCAPM1, A
    SETB EA
    POP PSW
    POP ACC
    RETI

;-----
; Disable HSO mode
DONE:
    MOV CCAPM0, #00H
    RETI
;

```

270609-33

Listing 9. Watchdog Timer

```

;
; $noerrors!
; $nosymbols
; $nolist
; $include ("sg252.pdf")
; $ifnoinc
;

ORG 0000H
JMP PCA_INIT

;-----
; Initialize PCA timer
PCA_INIT:
    MOV CMOOD, #00H
    MOV CMOD, #00
    MOV CL, #00

    MOV CCAPM0, #40H
    MOV CCAPL0, #00H
    MOV CCAPM1, #40H
    MOV CCAPL1, #0FFH
    ORL CMOOD, #00H
    SETB CR

;-----
; Test program only
;-----
START:
    MOV R1, #120D
    MOV R2, #0FFH

    DORG R0, 0
    MAIN:
        CALL WATCHDOG
        JMP START

;-----
; WATCHDOG:
CLR EA
MOV CCAPL0, #00H
MOV CCAPL1, #00H
SETB EA
RET

;-----
; Hold off interrupts
; Wait for compare value is within
; 255 counts of the current PCA
; timer value
;-----
END

```

270609-33

APPENDIX B

Duty Cycle Calculation

[illegible]

270609-34

```

DEBUG
SHORT_DIVISION_SEGMENT_CODE
    EXTEND DATA[PULSE_WIDTH, PERIOD, DUTY_CYCLE]
    PUBLIC DUTY_CYCLE_CALCULATION
    PERIOD SHORT_DIVISION

    DUTY_CYCLE_CALCULATION
        DUTY_CYCLE = 100 * PULSE_WIDTH / PERIOD
        CONSTA 0

    INPUTS: PULSE_WIDTH 2 bytes in externally defined DATA
        (low byte at PULSE_WIDTH, high byte at PULSE_WIDTH+1)
    PERIOD 2 bytes in externally defined DATA
        (low byte at PERIOD, high byte at PERIOD+1)
    OUTPUT: DUTY_CYCLE 1 byte in externally defined DATA

    VARIABLES AND REGISTERS MODIFIED:
        ACC, B, PSW, R2, R3
    ERROR EXIT: Exit with DV = 1 indicates PULSE_WIDTH * PERIOD

```

```
DUTY_CYCLE_CALCULATION:
    MOV     A,PERIOD+1
    CJNE   A,PULSE_WIDTH+1,NOT_EQUAL
    MOV     A,PERIOD
    CJNE   A,PULSE_WIDTH,NOT_EQUAL
```

```

EQUAL SETB C
      MOV DUTY_CYCLE#0
      CLR OV
      RET

NOT_EQUAL JNC CONTINUE
          SETB OV
          RET

CONTINUE: RLC#
          MOV DUTY_CYCLE#0
          MOV R3#A
          RLC#

TIMES TWO:
          MOV A,PULSE_WIDTH
          MOV PULSE_WIDTH#1
          MOV A,PULSE_WIDTH+1
          RLC
          MOV A,PULSE_WIDTH+1,A
          MOV A,R3
          RLC#
          MOV R3#A

COMPARE: CINE R3#FINAL_DONE
          MOV A,PULSE_WIDTH+1
          CINE A,PERIOD+1,DONE
          MOV A,PULSE_WIDTH
          CINE A,PERIOD,DONE
          DONE: CPL C

BUILD_DUTY_CYCLE:
          MOV A,DUTY_CYCLE
          RLC#
          MOV DUTY_CYCLE#A
          AND ACC#LOOP_CONTROL
          SUBB#A,PERIOD
          MOV A,PULSE_WIDTH
          MOV PULSE_WIDTH#A
          MOV A,PULSE_WIDTH+1
          SUBB A,PERIOD+1
          MOV PULSE_WIDTH+1,A
          MOV A,R3
          SUBB A#0
          MOV A,R3
          RLC#
          LOOP_CONTROL:
          CINE R2,TIMES_TWO

```

279609-36

```

FINAL_TIMES_TWO:
      MOV A,PULSE_WIDTH
      RLC#
      MOV PULSE_WIDTH#A
      MOV A,PULSE_WIDTH+1
      RLC#
      MOV PULSE_WIDTH+1,A
      MOV A,R3
      RLC#
      MOV R3#A

FINAL_COMPARE:
      CINE R3#FINAL_DONE
      MOV A,PULSE_WIDTH+1
      CINE A,PERIOD+1,DONE
      MOV A,PULSE_WIDTH
      CINE A,PERIOD,FINAL_DONE
      FINAL_DONE: CONVERT_TO_BCD
                  JNC DUTY_CYCLE
                  ADD A#1
                  MOV DUTY_CYCLE#A
                  JNC CONVERT_TO_BCD
                  CLR OV
                  RET

CONVERT_TO_BCD:
      MOV A,DUTY_CYCLE
      MOV R3#0
      MUL A,B
      XCH A,B
      SWAP A
      MOV A,DUTY_CYCLE#A
      MOV A#10
      MUL A,B
      XCH A,B
      RLC#
      MOV A,DUTY_CYCLE#A
      MOV A#10
      MUL A,B
      MOV A,B
      CINE A#A,TEST
      MOV A,DUTY_CYCLE
      ADD A#1
      DA A
      MOV DUTY_CYCLE#A
      OUT: RET
      END

```

279609-37

APPENDIX C

A map of the Special Function Register (SFR) space is shown in Table A1. Those registers which are new or have new bits added for the 83C51FA and 83C51FB have been **boldfaced**.

Note that not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip.

Read accesses to these addresses will in general return random data, and write accesses will have no effect.

User software should not write 1s to these unimplemented locations, since they may be used in future 8051 family products to invoke new features. In that case the reset or inactive values of the new bits will always be 0, and their active values will be 1.

Table A1. Special Function Register Memory Map and Values After Reset

FF	CH	CCAP0H	CCAP1H	CCAP2H	CCAP3H	CCAP4H
F0 * B	00000000	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
E8	CL	CCAP0L	CCAP1L	CCAP2L	CCAP3L	CCAP4L
E0 * ACC	00000000	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
D8	CCON	CMOD	CCAPM0	CCAPM1	CCAPM2	CCAPM3
D0 * PSW	00XXXXXX	00000000	00000000	00000000	00000000	00000000
C8	TZCON	TZMOD	RCAP2L	RCAP2H	TL2	TH2
C0	00000000	XXXXXXXXX0	00000000	00000000	00000000	00000000
B8 * IP	SADEN					
B0 * P3	00000000					
A8 * IE	SADDR					
A0 * P2	00000000					
98	11111111					
90	* SCON	* SBUF				
88	00000000	XXXXXXXX				
80 * P0	* SP					
	11111111	00000111	00000000	00000000	00000000	00000000
		* TL0	* TL1	* TH0	* TH1	
		00000000	00000000	00000000	00000000	
		* DPL	* DPH			
		00000000	00000000			
						* PCON **
						00XXXXXX

* = Found in the 8051 core (See 9051 Hardware Description in the Embedded Controller Handbook for explanations of these SFRs).

Small DC Motor Control